



IPC-7912

Calculation of DPMO and Manufacturing Indices for Printed Board Assemblies

IPC-9261

In-Process DPMO and Estimated Yield for PWAs

Attached are the first few pages of these documents, including the Table of Contents.

Further information on IPC standards is available from Dynamix Technology Ltd
tel: 01865 842034
e-mail: enquiries@dynamixtechnology.com
web: www.dynamixtechnology.com



ASSOCIATION CONNECTING
ELECTRONICS INDUSTRIES

IPC-7912

Calculation of DPMO and Manufacturing Indices for Printed Board Assemblies

IPC-7912

July 2000

A standard developed by IPC

Table of Contents

1 OVERVIEW	1	4.1.3 Calculation of Termination DPMO	2
1.1 Scope	1	4.2 OMI	2
1.2 Purpose	1	4.3 Remarks	3
1.3 Terms and Definitions	1	APPENDIX A	5
1.3.1 DPMO	1	APPENDIX B	8
1.3.2 DPMO Index	1		
1.3.3 OMI	1		
2 APPLICABLE DOCUMENTS	1		
3 CATEGORIZATION OF OPPORTUNITIES AND DEFECTS	1	Figures	
3.1 Component Opportunities (o_c)	1	Figure 4-1 Calculations for Completed Electronic Assemblies: Conceptual Diagram	4
3.2 Component Defect (d_c)	1	Figure A-1 Example One	5
3.3 Placement Opportunity (o_p)	1	Figure A-2 Example Two	6
3.4 Placement Defect (d_p)	2		
3.5 Termination Opportunity (o_t)	2	Tables	
3.6 Termination Defect (d_t)	2	Table A-1 Example One	5
3.7 Listing of Countable Defects	2	Table A-2 Example Two	6
4 CALCULATION OF INDICES	2	Table B-1 Component Defects	8
4.1 DPMO Index	2	Table B-2 Placement Defects	8
4.1.1 Calculation of Component DPMO	2	Table B-3 Termination Defects	9
4.1.2 Calculation of Placement DPMO	2		

Calculation of DPMO and Manufacturing Indices for Printed Board Assemblies

1 OVERVIEW

1.1 Scope This document is intended to define standard methods for the categorization of defects related to electronic printed board assemblies (PBAs). This document will provide consistent methodologies for calculating the following benchmark indices:

- Defects Per Million Opportunities Index (DPMO Index).
- Component DPMO.
- Placement DPMO.
- Termination DPMO.
- Overall Manufacturing Index (OMI).

Both DPMO and OMI imply a measurement taken on completed product.

This document is intended to be used in conjunction with IPC/EIA J-STD-001. Figure 4-1 provides users with a graphical representation of DPMO and OMI.

This document is for benchmarking and is NOT intended to describe how to track or otherwise log defect types or drive corrective action. In-process DPMO is outside the scope of this document.

Note: The intent of this document is to define “how” to arrive at several DPMO related indices. There is no intent to dictate the “number” of assemblies or data points that are needed to calculate these indices. Users of this document are cautioned when comparing one manufacturer’s indices to one another due to differences in assembly complexity and the amount of data that may have been used in a computation.

1.2 Purpose To define a consistent method for calculating DPMO and OMI on completed electronic assemblies in order to benchmark the electronic assembly process.

- The assumption is that each printed board assembly that is inspected will be 100% inspected for all defects identified in Appendix B and only inspected PBAs will be used to determine opportunity count.
- An assumption of 100% inspection efficiency is made.

1.3 Terms and Definitions

1.3.1 DPMO (Defects per Million Opportunities) is defined as the number of defects divided by the number of defect opportunities, multiplied by 1,000,000.

1.3.2 DPMO Index DPMO Index is defined as the total number of defects on a completed assembly divided by the total number of opportunities for that assembly, multiplied by 1,000,000.

1.3.3 OMI Overall Manufacturing Index is an alternative index that combines component, placement and termination defect rates in an unweighted manner to an aggregate number.

2 APPLICABLE DOCUMENTS¹

IPC/EIA J-STD-001 Requirements for Soldered Electrical and Electronic Assemblies

IPC-A-610 Acceptability of Electronic Assemblies

3 CATEGORIZATION OF OPPORTUNITIES AND DEFECTS

3.1 Component Opportunities (o_c) The term “component” is defined as each device or piece of hardware that may be assembled onto a printed wire board (PWB). Solder, glue dots, and other similar assembly materials are not to be included in this DPMO calculation. The PWB is considered to be one component.

The total opportunity count for each “component” is one. An electronic component with multiple leads still counts as one. Processes, such as cleaning operations, do not add component opportunity counts. The finished PWA is not an opportunity.

3.2 Component Defect (d_c) A component defect is damage to a component exceeding the limits of the component specification, or those described in IPC/EIA J-STD-001 or IPC-A-610, and/or damage that results in non-usability of that component. Component defects include both visible defects and non-visible defects (physical/electrical). Even though a component may have more than one component defect; any one or combination of multiple component defects on any single component will have a maximum defect count of one for that component.

Example: A component could be both dimensionally incorrect and have major surface flaws, however, these result in a defect count of one.

3.3 Placement Opportunity (o_p) The term “placement” refers to the presence and/or positioning of any component on a PWB. The PWB does not have a placement opportunity. Therefore, the number of placements will be one less

¹ IPC, 2215 Sanders Road, Northbrook, IL 60062



ASSOCIATION CONNECTING
ELECTRONICS INDUSTRIES®

IPC-9261

In-Process DPMO and Estimated Yield for PWAs

Developed by the DPMO and Assemblies, Attributes and Variables
Identification Task Group (5-22g) of the Assembly and Joining Processes
Committee (5-20) of IPC



Users of this standard are encouraged to participate in the
development of future revisions.

Contact:

IPC
2215 Sanders Road
Northbrook, Illinois
60062-6135
Tel 847 509.9700
Fax 847 509.9798

Table of Contents

1 OVERVIEW	1
1.1 Scope.....	1
1.2 Purpose.....	1
1.3 Terms and Definitions	1
2 APPLICABLE DOCUMENTS	2
3 CALCULATION OF IN-PROCESS METRICS	2
3.1 Calculation of In-Process Metrics - Assumptions ...	2
3.2 Calculation Examples	2
3.3 Calculation of Placement DPMO.....	4
3.4 Calculation of Termination DPMO.....	5
3.5 Calculation of Component DPMO	6
3.6 Calculation of Assembly DPMO	7
4 ESTIMATED YIELD	8
Appendix A	10

Figures

Figure 3-1	Process Flow Example.....	3
Figure 4-1	Estimated Yield Calculation Conceptual Diagram.....	8

Tables

Table 3-1	Bill of Materials.....	3
Table 3-2	DPMO Calculations for "Placement" Defect Category	4
Table 3-3	DPMO Calculations for "Termination" Defect Category	5
Table 3-4	DPMO Calculations for "Component" Defect Category	6
Table 3-5	DPMO Calculations for "Assembly" Defect Category	7
Table 4-1	Estimated Yield Example 1	8
Table 4-2	Estimated Yield Example 2	9

In-Process DPMO and Estimated Yield for PWAs

1 OVERVIEW

1.1 Scope This document defines standard methodologies for calculating defects per million opportunities (DPMO) metrics related to electronic printed board assembly processes. It is intended for use in measuring in-process assembly steps rather than end product determination. Calculation of completed item DPMO is addressed in IPC-7912.

Additionally, a guide to defect categorization is provided that when used with IPC/EIA J-STD-001 and IPC-A-610 can serve as a base for summarizing and reporting in-process defects.

Note: This document does not dictate the number of assemblies or data points needed to calculate DPMO metrics.

1.2 Purpose The purpose of this document is to define consistent methodologies for computation of **in-process** DPMO metrics for any defect evaluation stage in the assembly process.

This objective anticipates the following conditions in defect reporting and analysis:

- To facilitate process improvement, defects discovered at any stated inspection or test point should be assigned to their appropriate process step.
- All defects shall be reported at the inspection point they are found, even though one undetected previous defect may have caused the subsequent defects.
- Regardless of how these defects are assigned, the defect must be attributed to either a component, placement, termination or assembly defect.
- The assumption is that each printed board assembly that is inspected will be 100% inspected for all defects.
- The assumption of 100% inspection efficiency is made. Care should be exercised when comparing processes using manual inspection to those using automated vision inspection.
- When using a sampling inspection plan, the number of PWAs **inspected** determines the opportunity count, not the number **processed**.

1.3 Terms and Definitions

DPMO (Defects per Million Opportunities) is defined as the total number of defects divided by the total number of opportunities for a defect multiplied by 1,000,000. It is not strictly equivalent to “PPM” as the definition of “opportunities” has special meaning when considering electronic assembly processes.

DPU (Defects per Unit) is defined as the average number of defects per PWA.

Process Step Estimated Yield The expected percentage of assemblies with no defects for a particular process step or combined process steps, based on historical defect rates.

Component Opportunities (o_c) The term “component” is defined as each device or piece of hardware that may be assembled onto a printed wire board (PWB). Solder, glue dots, and other similar materials are not to be included in this DPMO calculation. The PWB is considered to be one component.

The total opportunity count for each “component” is one. An electronic component with multiple leads still counts as one. Processes, such as conformal coating and cleaning operations, do not add component opportunity counts. These are captured in one assembly opportunity. The finished PWA is not an opportunity.

Component Defect (d_c) A component defect is damage to a component exceeding the limits of the component specification, or those described in J-STD-001, and/or damage that results in non-usability of that component. Component defects include both visible and non-visible defects (physical/electrical). *Example:* A component could be both dimensionally incorrect and have major surface flaws, however, this results in a defect count of one.

Placement Opportunity (o_p) The term “placement” refers to the presence and/or positioning of any component on a PWB. The PWB does not have a placement opportunity, therefore the number of placements is one less than the number of components. This is because the printed wiring board has no “placement” of its own. The total opportunity count for each placed component is one.

Placement Defect (d_p) A placement defect is any component presence and/or positioning error that has occurred during an assembly operation that violates the dimensional criteria specified for that component in IPC/EIA J-STD-001 or IPC-A-610. *Example:* Exceeding maximum side or toe overhang. Even though a component may have more than one placement defect, any one or combination of multiple placement defects on any single component has a maximum defect count of one for that placement.

Termination Opportunity (o_t) The term “termination” is defined as any hole, land or other surface (such as component to component attachment) to which a component may be electrically terminated. This includes any terminal onto which a wire is electrically attached.